CLAIMS

What is claimed is:

1   1.   A method for accessing a computer memory array, the method comprising:

2   receiving a set of initial address bits from a memory manager, said initial

3   address bits corresponding to a memory location defined in a first format; and

4   translating said set of initial address bits to a set of translated address bits,

5   said translated address bits corresponding to a memory location defined in a second

6   format.

1   2.   The method of claim 1, further comprising:

2   receiving a set of row address bits from said memory manager at a first

3   time;

4   receiving a set of initial column address bits from said memory manager at

5   a later time;

6   translating said set of initial column address bits to a set of translated

7   column address bits; and

8   simultaneously using said set of row address bits and said set of translated

9   column address bits to access a desired memory location in the memory array;

10   wherein said desired memory location in the memory array has a row

11   address corresponding to the value of said set of row address bits and a column address

12   corresponding to the value of said set of translated column address bits.

1   3.   The method of claim 2, wherein:

2   a first subset of said initial address bits is used to generate said translated

3 column address bits; and

4   a second subset of initial address bits is used to identify a specific location

5 within a memory array column corresponding to said translated column address bits.

1   4.   The method of claim 3, wherein:

2   said memory manager processes memory address information in

3 accordance with a first memory page structure; and

4   the memory array is configured in accordance with a second memory page

5 structure;

6   wherein a memory page structure is defined by the number of columns

7 included in a given row, and the number of storage locations located at each column in

8 said given row.

1   5.   The method of claim 4, wherein:

2   said first memory page structure and said second memory page structure

3 contain an unequal number of columns; and

4   said first and second memory page structures contain an equal number of

5 storage locations.

1   6.   A method for decoding a memory array address for an embedded DRAM

2 (eDRAM) device, the eDRAM device configured for operation with an SDRAM memory

3 manager, the method comprising:

4   receiving a set of row address bits from the memory manager at a first

5 time;

6   receiving a set of initial column address bits from the memory manager at

7 a later time;

8   translating said set of initial column address bits to a set of translated

9 column address bits; and

10   simultaneously using said set of row address bits and said set of translated

11 column address bits to access a desired memory location in the eDRAM device;

12   wherein said desired memory location in the eDRAM device has a row

13 address corresponding to the value of said set of row address bits and a column address

14 corresponding to the value of said set of translated column address bits.

1   7.   The method of claim 6, wherein:

2   a first subset of said initial address bits is used to generate said translated

3 column address bits; and

4   a second subset of initial address bits is used to identify a specific location

5 within an eDRAM column corresponding to said translated column address bits.

8. The method of claim 7, wherein:

the SDRAM memory manager processes memory address information in accordance with a first memory page structure; and

the eDRAM device is configured in accordance with a second memory page structure;

wherein a memory page structure is defined by the number of columns included in a given row, and the number of storage locations located at each column in said given row.

9. The method of claim 8, wherein:

said first memory page structure and said second memory page structure contain an unequal number of columns; and

said first and second memory page structures contain an equal number of storage locations.

10. An apparatus for decoding a memory array address for an embedded DRAM (eDRAM) device, the eDRAM device configured for operation with an SDRAM memory manager, the apparatus comprising:

a register for receiving a set of row address bits from the memory manager at a first time;

a counter for receiving a set of initial column address bits from the memory manager at a later time; and

a broadside address register for simultaneously receiving a first subset of said set of initial column address bits and said row address bits;

wherein said first subset of said set of initial column address bits defines a translated column address for the eDRAM device.

11. The apparatus of claim 10, further comprising:

a multiplexing device for receiving a second subset of said set of initial column address bits;

wherein said second subset of said set of initial column address bits corresponds to a specific storage location segment within said translated column address.

12. The apparatus of claim 11, wherein the eDRAM device includes a first eDRAM module coupled with a second eDRAM module.

13. The apparatus of claim 12, further comprising:

steering logic for determining in which of said first and second eDRAM modules said specific storage location segment is contained.

14. The apparatus of claim 13, wherein an input to said steering logic comprises a third subset of said set of initial column address bits.

15. A computer memory system, comprising:

an SDRAM memory controller;

an embedded DRAM (eDRAM) device integrated with said SDRAM memory controller; and

an address decoding apparatus for translating a memory address generated by said SDRAM memory controller to a translated memory address in said eDRAM device.

16.   The computer memory system of claim 15, wherein said address decoding apparatus further comprises:

a register for receiving a set of row address bits from the memory controller at a first time;

a counter for receiving a set of initial column address bits from the memory controller at a later time; and

a broadside address register for simultaneously receiving a first subset of said set of initial column address bits and said row address bits;

wherein said first subset of said set of initial column address bits defines a translated column address for the eDRAM device.

17.   The computer memory system of claim 16, further comprising:

a multiplexing device for receiving a second subset of said set of initial column address bits;

wherein said second subset of said set of initial column address bits corresponds to a specific storage location segment within said translated column address.

18.   The computer memory system of claim 17, wherein the eDRAM device includes a first eDRAM module coupled with a second eDRAM module.

19.   The computer memory system of claim 18, further comprising:

steering logic for determining in which of said first and second eDRAM modules said specific storage location segment is contained.

20.   The computer memory system of claim 19, wherein an input to said steering logic comprises a third subset of said set of initial column address bits.

21. A method of translating initial column storage locations defined in a first memory array structure to corresponding storage locations in a second memory array structure, the first memory array structure having X columns associated therewith and capable of storing an M-bit data word at each memory address therein, the second memory array structure having Y columns associated therewith and capable of storing an N-bit data word at each memory address therein, wherein $XM = YN$, $X > Y$, and $M < N$, the method comprising:

dividing the N-bit data word in each column associated with the second memory array structure into N/M word slices, each of said word slices serving as an M-bit storage location; and

assigning each initial column storage location to one of said word slices.